

Tester-Per-Site® Architecture Evolution

Generation	Test System	Electronics	Cooling	Туре	Feature	I/O Pins	PPS	Benefit / New
1st, 2nd 1996	V1300 V3300 AD	Individual test site controller (TSC), algorithmic pattern generator (APG), error capture ram (ECR), pin electronics and programmable power supplies (PPS)	Air Cooled	Wafer Sort	Per-Site Scalability All I/O Flexibility	512 I/O 10 MHz 1024 20 MHz	48	 First Tester-Per-Site® (TPS) architecture for Flash memory More flexible in partitioning test Adaptive test TPS optimizes test time to lower Cost of Test
3 rd 1999	V4400	Integrated TSC, APG, ECR and PPS Electronics in test head	Water Cooled	Wafer Sort Engineering	High parallelism for all memory devices	2304 I/O 50 MHz 100 MHz in mux mode	160	 Fully integrated Tester-Per-Site architecture Flash / Logic test 200 mm ¼ wafer test 36 sites Direct dock test head Optimized configurability Free standing manipulator
4 th 2003	V5400	Integrated TSC, APG, ECR and PPS Electronics in test head	Water Cooled	Wafer Sort Engineering	2X the number of resources - TSCs, APGs and PPS 2X the parallelism	4608 I/O 100 MHz	432	 Scalable APGs Dynamically configurable multi-site controller and multi-APG to match specific applications and device types 300 mm 1 touchdown wafer test 2X channels Flash / MCP test
5 th	V5500	Integrated TSC, APG, ECR and PPS Matrix on top of test head	Water Cooled	Final Test	Breakthrough Matrix technology	24,576 I/O 100 MHz	384	 Single insertion MCP test High parallelism Flash Lowest Cost-of-Test for MCP
6 th 2008	V6000 series	Integrated TSC, APG, ECR, PPS, scalable frequency and performance Electronics and Active Matrix integrated in test head	Water Cooled	Wafer Sort Engineering Final Test	High performance Active Matrix	18,432 I/O 280 MHz Up to 880 Mbps	4096	 Lowest Cost-of-Test, 50% cost per pin 18k all I/O channels Scalable power supplies (PSM) NOR, NAND, DRAM, SRAM, MCP RA sub system Scalable performance Connector-less probe cards DRAM anti fuse repair in parallel